
Amendment to Claims

A1
Claim 1. (ORIGINAL) A method of forming a MOS device on a silicon substrate,
comprising:

preparing a substrate to contain a conductive region of a first conductivity type
having a first device active area;

forming a gate electrode structure on the first device active area, said gate electrode
structure including a gate electrode and insulating sidewalls;

implanting ions of an opposite conductivity type from that of said first device active
area into the exposed portions of said conductive region to form source and drain regions on
opposite sides of said gate structure; and

depositing by selective CVD a silicide layer over said source and drain regions and
over said gate electrode.

Claim 2. (ORIGINAL) The method of claim 1 in which said implanting step includes
implanting ions using plasma immersion ion implantation at an energy in a range of about 0.5 keV
to 2 keV.

Claim 3. (ORIGINAL) The method of claim 1 in which said implanting step includes
implanting ions using plasma immersion ion implantation and includes implanting at a dose in a
range of about $1.0 \times 10^{14} \text{ cm}^{-2}$ to $1.0 \times 10^{15} \text{ cm}^{-2}$.

Claim 4. (ORIGINAL) The method of claim 1 in which said implanting step includes
implanting ions using plasma immersion ion implantation and includes implanting to yield a
surface ion concentration in said source and drain regions in a range of about $1.0 \times 10^{19} \text{ cm}^{-3}$ to

Page 2 RESPONSE TO OFFICE ACTION UNDER 37 C.F.R. § 1.111 for Serial No.
10/035,503

$1.0 \times 10^{22} \text{ cm}^{-3}$.

Claim 5. (ORIGINAL) The method of claim 1 including, following said step of depositing a silicide layer by CVD, the steps of depositing an insulating layer over the structure and metallizing the structure.

Claim 6. (CURRENTLY AMENDED) A method of forming a MOS device on a silicon substrate, comprising:

preparing a substrate to contain a conductive region of a first conductivity type having a first device active area;

forming a gate electrode on the first active area;

implanting ions, in a single implantation step using a single mask, of an opposite conductivity type from that of said first device active area into the exposed portions of said conductive region to form source and drain regions on opposite sides of said gate electrode;

forming gate sidewalls adjacent said gate electrode; and

depositing by selective CVD a silicide layer over said source and drain regions and over said gate electrode.

Claim 7. (ORIGINAL) The method of claim 6 in which said implanting step includes implanting ions using low energy ion implantation at an energy in a range of about 0.5 keV to 10 keV.

Claim 8. (ORIGINAL) The method of claim 6 in which said implanting step includes implanting ions using low energy ion implantation and includes implanting at a dose in a range of about $1.0 \times 10^{14} \text{ cm}^{-2}$ to $1.0 \times 10^{15} \text{ cm}^{-2}$.

A!
Cont.

Claim 9. (ORIGINAL) The method of claim 6 in which said implanting step includes implanting ions using low energy ion implantation and includes implanting to yield a surface ion concentration in said source and drain regions in a range of about $1.0 \times 10^{19} \text{ cm}^{-3}$ to $1.0 \times 10^{22} \text{ cm}^{-3}$.

Claim 10. (ORIGINAL) The method of claim 6 including, following said step of depositing a silicide layer by CVD, the steps of depositing an insulating layer over the structure and metallizing the structure.

Claim 11. (ORIGINAL) A method of forming a CMOS device on a silicon substrate, comprising:

preparing a substrate to contain a conductive region of a first type having a first device active area therein, and to contain a conductive region of a second type having a second device active area therein;

forming gate electrodes on the first and on the second active areas;

depositing and forming a gate electrode sidewall insulator layer on each gate electrode;

masking the first device active area;

implanting ions of a first type into the exposed portions of the second device active area to form a source region and a drain region in the second device active area;

stripping the mask;

masking the second device active area;

implanting ions of a second type into the exposed portions of the first device active area to form a source region and a drain region in the first device active area;

stripping the mask; and

depositing a silicide layer over the gate electrodes and the source and drain regions in the first and second device active areas.

Claim 12. (ORIGINAL) The method of claim 11 wherein said implanting steps includes implanting ions using plasma immersion ion implantation.

Claim 13. (ORIGINAL) The method of claim 12 wherein said implanting step includes implanting at an energy level in a range of between about 0.5 keV and 2 keV and a dose in a range of between about $1.0 \times 10^{14} \text{ cm}^{-2}$ to $1.0 \times 10^{15} \text{ cm}^{-2}$.

Claim 14. (ORIGINAL) The method of claim 12 wherein said implanting step includes implanting to yield a surface ion concentration in said source and drain regions in a range of about $1.0 \times 10^{19} \text{ cm}^{-3}$ to $1.0 \times 10^{22} \text{ cm}^{-3}$.

Claim 15. (ORIGINAL) The method of claim 11 wherein said step of depositing a silicide layer includes depositing a silicide layer by selective CVD of silicide.

Claim 16. (ORIGINAL) The method of claim 11 including, following said step of depositing a silicide layer, the steps of depositing an insulating layer over the structure and metallizing the structure.

Claim 17. (CURRENTLY AMENDED) A method of forming a CMOS device on a silicon substrate, comprising:

preparing a substrate to contain a conductive region of a first type having a first device active area therein, and to contain a conductive region of a second type having a second device active area therein;

A7
cm.

forming gate electrodes on the first and on the second active areas;

masking the first device active area;

implanting ions, in a single implantation step using a single mask, of a first type into the exposed portions of the second device active area to form a source region and a drain region in the second device active area;

stripping the mask;

masking the second device active area;

implanting ions, in a single implantation step using a single mask, of a second type into the exposed portions of the first device active area to form a source region and a drain region in the first device active area;

stripping the mask;

depositing and forming a gate electrode sidewall insulator layer on each gate electrode; and

depositing a silicide layer, by selective CVD, over the gate electrodes and the exposed surfaces of the source and drain regions in the first and second device active areas.

Claim 18. (ORIGINAL) The method of claim 17 wherein said implanting steps includes implanting ions using low energy ion implantation.

Claim 19. (ORIGINAL) The method of claim 17 wherein said implanting step includes implanting at an energy level in a range of between about 0.5 keV and 10 keV and a dose in a range of between about $1.0 \times 10^{14} \text{ cm}^{-2}$ to $1.0 \times 10^{15} \text{ cm}^{-2}$.

Claim 20. (ORIGINAL) The method of claim 17 wherein said implanting step includes implanting to yield a surface ion concentration in said source and drain regions in a range of about

1.0x10¹⁹ cm⁻² to 1.0x10²² cm⁻².

Claim 21. (CANCELLED)

Claim 22. (ORIGINAL) The method of claim 17 including, following said step of depositing a silicide layer, the steps of depositing an insulating layer over the structure and metallizing the structure.
